Abstract-A new multiple-sequence generator scheme to generate a set of deterministic ordered sequence of patterns followed by random patterns is presented in this paper. This scheme is based on an inverted nonlinear autonomous machine which utilizes a twodimension-like LFSR with nonlinear inverters. A systematic procedure is also presented to obtain the autonomous machine which is more regular in the structure and utilizes less hardware. The generated deterministic sequence of patterns, which may have ordered and repeated patterns, and the random patterns are applicable to sequential circuit testing.
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INTRODUCTION
A random sequence generator is employed in many applications. The design of a random sequence generator has been intensively studied Ill, [21, [31, [41. Linear feedback shift registers (LFSRs), which can generate a sequence with good randomness properties, are commonly used as the core of the sequence generators.
To produce a set of deterministic patterns(vectors) as soon as possible in the generated random sequence is required in several applications, such as a test pattern generator for efficiently testing circuits. Many approaches have been proposed to embed deterministic patterns into the random sequence 151, 161, [71, [81,[91. Akers and Jansz [51 proposed a technique, where the pattern generator is constructed by a binary counter and XOR arrays, to embed selected patterns into the random sequence. Hellebrand et al. [61, [91 proposed a scheme based on reseeding of multiple-polynomial LFSR to efficiently generate deterministic test-cubes. These methods only select a pattern (or a test-cube) as a seed to construct a random pattern generator to cover as many unselected deterministic patterns as possible. Besides, the recurrent patterns are not considered in these methods. Dufaza and Cambon [7] proposed a modified LFSR to produce a set of deterministic patterns followed by pseudo-random patterns. Boubezri and Kaminska [8] used a cellular automata to construct a test vector generator to include the precomputed test vectors. Yet, no approach, except the trivial store-pattern method, can generate a set of patterns in a deterministic ordered sequence.
A multiple-sequence generator scheme is proposed in this paper to generate a deterministic sequence of patterns, which may have ordered and recurrent patterns, followed by random patterns. This scheme is applicable to the sequential circuit testing where ordered and recurrent patterns are required. In contrast to the conventional methods, the proposed scheme is a two-dimensionlike LFSR and use the inverters to obtain inverted signals, but does not change much the regularity and linearity of the machine structure. Hence, this increases the solution space of constructing the machine, yet linear methods are still applicable, and minimizes the hardware cost.
In the next section, the two-dimension-like inverted nonlinear autonomous machine is depicted. The generation of multiple sequences by the proposed machine is described in Section 3. To synthesize the machine with less hardware, a procedure based on time frame expansion is developed in Section 4. Experimental results on the test sets of some ISCAS benchmarks 1101, [111 are reported in Section 5 . Conclusions are made in the last section.
INVERTED NONLINEAR AUTONOMOUS MACHINE
A linear autonomous machine can be modeled as a synchronous sequential circuit without inputs, which is composed of linear logic gates (XORs) and flip-flops(FFs), as shown in Fig. 1 . The FFs store the states. The XORs are used to derive the next states and outputs. The states and outputs have a repeated cycle which depends on the machine structure and initial state. 
(1) j=1
The summation and addition are XOR-sum in (1) and the rest part of this paper. And, ai; represents the connection: If ai; = 0, no connection exists; and if ai, = 1, the output of the jth FF is connected to the input of the ith FF through the XOR gates.
We propose a two-dimension-like autonomous machine, as shown in Fig 
j=1 k = l where aijk E (0, 11 representing the connection: If allk = 0, there is no connection; and if a,, = 1, there is an output of the kth FF of signal VI,, i.e., VIDk, connected to the input of the first FF of the signal V i through an XOR tree. If inverter or XNOR gates are allowed in the inputs of shift registers, the machine becomes an inverted nonlinear autonomous machine. Then, for the inputs with an inverted signal, (2) can be rewritten as 
where, if C, = 0, the number of inverted signals contributing to V, is even, XOR gate is used in this case; and if C i = 1, the number of inverted signals contributing to V, is odd, XNOR gate is used.
GENERATION OF DETERMINISTIC ORDERED MULTIPLE SEQUENCES BY USING INVERTED NONLINEAR AUTONOMOUS MACHINES
An inverted nonlinear autonomous machine is capable of generating a set of deterministic patterns which allow ordered sequence and recurrent patterns. The problem of generating such patterns by using an inverted nonlinear autonomous machine can be stated as follows :
"Build a multiple-sequence generator by using an inverted nonlinear autonomous machine to generate a sequence of N-bitwide patterns with their first L patterns matching a deterministic ordered sequence, followed by random patterns. The size of each shift register or/and XOR gates used are kept minimal."
Each L-length bit-sequence in the above problem can be regarded as a signal function. N signal functions are to be generated from the constructed autonomous machine. Finding the dependency of these signal functions can significantly reduce the complexity of the constructed autonomous machine. It is generally hard to directly find the dependency of these functions simultaneously. However, if the two-dimension-like inverted nonlinear autonomous machine scheme is to be used, the problem can be apparently solved by using N number of L-bit cyclic shift registers to store all the N sequences. For these N shift registers, the dependency of each signal with other signals and their delay signals can be found by a systematic method which is discussed in the next section. In general, a large amount of signal dependency can be found and the N number of L-bit cyclic shift registers can be reduced to a closely-interconnected shift register cluster which is the multiple sequences generator.
An example is used to demonstrate the above approach. In Fig. 3a , six 4-bit patterns are needed to be generated in the deterministic order. Four 6-bit shift registers can be used to store all the patterns. However, four 3-bit inverted LFSRs can be used to generate these four sequences respectively as shown in Fig. 3b . A closelyinterconnected shift register cluster, which employs the twodimension-like inverted nonlinear autonomous machine scheme by using less flip-flops, can be derived as shown in Fig. 3c . The signals V,, V,, V,, and V, can be expressed to be (5-4
respectively. The derivation of these equations are further demonstrated in the next section. 
SYNTHESIS PROCESS
The problem of finding an inverted nonlinear autonomous machine, which is capable of generating N-bit wide random patterns with first L patterns matching a given N-bit wide L-length ordered sequence, can be formulated as follows : 
where V,(n) = b,,, vj(n -k) = vj(n)Dk = bj(,-k,, The larger the number m is, the easier to solve the (6), yet the higher the hardware overhead.
It is to find a smaller m such that the (6) has solutions. Every coefficient aiik and C, ,which satisfy (6) so that each V, can be represented by a combination of other signals and their delay signals, can be used to construct an inverted nonlinear autonomous machine.
A procedure listed in the following is used to solve (6). The procedure starts by first trying to find the linear dependency of each signal (or its inverted signal), one by one with other signals without delays. If a signal (or its inverted signal) is found to be linear dependent on other signals, this signal can be directly constructed from other dependent signals. The Solve-Equations procedure is used to solve the linear dependency of these equations where only binary variables and XOR sum operations are allowed. If all signals are examined and there remain unsolved signals, one more time frame is expanded, i.e., each signal is given one additional delay to be additional signal sources for unsolved signals. Repeat this time frame expansion on each unsolved signal. This procedure stops in the worst case when at most (L -1) time frames are expanded. For this case, the unsolved signal is constructed by an inverted (L -1)-bit cyclic shift register. The procedure is as follows: /* procedure to find the dependency among a set of bit sequences where */ /* L is the length of each sequence, N is the number of hit sequences */ number of equations will decrease by one and the number of aijks will increase by N. The linear dependency becomes easier to be found with more ajjks on less number of equations. The procedure does not guarantee to always achieve the optimal solution, but the solution with a minimal time expansions can be very often found. The example in Fig. 3a is used for demonstrating this procedure: Each signal is first checked to see whether it is a linear combination of other signals for m = 0. For sequence VI, the following equations are built. Namely, V,(1) = a120V,~l~ + a,30V3(1) + a,40V4(U (7-4 V,(2) = a,,,V2(2) + a,,,V3(2) + a1,V4(2) (7-b) V,(6) = a,,,V2(6) + al3,V3(6) + a,40V4(6) After substituting the values of V,(n)s into the above equations, the above equations become 
A conflict exists in (8-b) and (8-c). Therefore, there is no solution for these equations. Since the derived equations for sequences V,, V,, and V, also have the conflicting condition, no sequence can be directly derived from the combination of other sequences without delay. Then, one more time frame expands, i.e., m = 1, to get the V,D signals. To solve for V,, the following equations are built : V1(2) = alllV,(l) + a,2,Vz(l) + a131V3(1) + a14,V4 (1) listed in (5). The inverted nonlinear autonomous machine to generate these sequences has been shown in Fig. 3c .
EXPERIMENTAL RESULTS
For comparison, the example sequences in [7] 1s synthesized by using our proposed scheme to form a multiple sequences generator The sequence generator is required to first generates the following 6-bit 16-length ordered sequences followed by pseudorandom patterns N = 6,L = 16 seq. + a,,,V,(6) + a,,,V3(6) + a,,,V4 (6) The synthesized results are
Substituting the values of V,(n)s into the above equations, the following equations are obtained:
-(11-e) (10-c) XOR gates (or 23 two-input XOR gates) are used to construct this multiple sequences generator to generate a set of sequences where their first 16 patterns match exactly the deterministic sequences followed by pseudo-random patterns. And, the period of the generated pseudorandom sequences is 1,260. For the design of PVG method, the generated patterns were not in the deterministic order, which had to be rearranged and two additional patterns needed in order to get an optimal solution. Besides, the PVG design used a counter to control LFSRs, and the connections between LFSRs are more complicated and irregular than our scheme. A program has been written to synthesize a multiple sequences generator circuit from a set of given deterministic ordered sequences according to the procedure mentioned in Section 4. Table 2 lists the results on the synthesized generator circuits for the test sequence for some ISCAS benchmark circuits. The test sequences were generated for 100% fault efficiency by SLOPE 1121 for combinational circuits and high fault coverage by STG3 1131 for sequential circuits, respectively. For a reasonable run-time, we only selected the foremost part of the test sequences with an adequate length. The table lists the number of pattems (i.e., the length of the selected deterministic test sequences), the maximal number of time frame expansions, the number of flipflops and the number of 2-input XOR gates needed to construct the generators for each circuit. Also, the times spent for synthesizing each generator are listed. In general, the number of FFs is equal to the number of inputs multiplied by the number of time frame expansions, but some FFs whose outputs are not dependent signals of other signals can be removed. Also, the number of 2-input XOR gates may be further reduced by sharing the same XORs with the same input signals. The synthesizing time is much more dependent on the patterns of a deterministic sequence. In general, it is roughly proportional to the number of inputs and the number of deterministic patterns.
has been presented in this paper. The machine is a two-dimensionlike feedback shift register configuration and can generate specified multiple deterministic ordered sequences, followed by random patterns. An iterative time frame expansion method has been presented to find the dependency of each sequence with other sequences and their delay sequences. The problem of finding the construction of the proposed machine is formulated as to solve a set of (L -m) linear equations with (mN + N -1) variables, where N is the number of the sequences, L is the length of a sequence and m is the size of each shift register. From the experimental results, the obtained autonomous machine, which is more regular and uses less hardware, is more applicable to non-scan sequential circuit testing where the ordered sequence and recurrent patterns are necessary to test the circuits.
